### FSSpMDM—Accelerating Small Sparse Matrix Multiplications by Run-Time Code Generation

Department of Ocean Engineering Texas A&M University

### F.D. Witherden

### Small matrix multiplications (SMM's) are a key building block of high-order finite element methods.

### • Canonical example of this is polynomial evaluation.





- The most efficient SMM library for CPUs is libxsmm.
- It employs run-time assembly code generation and has support for AVX2, AVX-512, NEON, and SVE.

- However, it is also possible for the operator A to be sparse.
- The prototypical example of this are elements with a tensor-product construction: quads, hexes, and prisms.



# Sparse operators can also arise through the factorisation of dense operators.



### • Heretofore, the standard approach for handling such sparse operators on CPUs has been GiMMiK.

### GiMMiK—Generating bespoke matrix multiplication kernels for accelerators: Application to high-order Computational Fluid Dynamics

Paul H.J. Kelly<sup>a</sup>

<sup>a</sup> Department of Computing, Imperial College London, United Kingdom <sup>b</sup> Department of Aeronautics, Imperial College London, United Kingdom

### ARTICLE INFO

Articlo his

### ABSTRACT

ultiplication is a fundamental linear algebra routing ubiquitous in all a



- As such performance is unpredictable and compiler dependent.
- several minutes and require gigabytes of memory.

### • GiMMiK works by unrolling the operator as a C kernel.

• Moreover, for larger operators kernel compilation can take

Dense Matrix (FSSpMDM) multiplication routine to libxsmm for performing:

where A is M by K and B is K by N and  $\beta$  is zero or one.

# • In this talk we consider adding a Fixed Size Sparse Matrix

 $C \leftarrow AB + \beta C$ ,

- A is sparse and invariant.
- The multiplication will be performed repeatedly.
- *B* and *C* are stored in row-major order.
- *B* and *C* are small enough to reside in L1/L2 cache.
- N is a multiple of the SIMD vector length  $v_1$ .

# • Our overall approach is to **follow GiMMiK and fully unroll the multiplication**, eliding multiplications through by zero.

### (A[i, :], B[:, jj]) · β\*C[i, jj]

# accumulating a single dot product at a time.

- When run on an in-order CPU which can dual issue FMAs with 6 cycle latency (e.g., the original Intel Xeon Phi) we are limited to ~8% of peak FLOPs.
- One potential issue with this strategy is that we are **only**

- Thankfully, all recent CPUs incorporate out-of-order execution and so are able to look ahead in the code stream and find independent dot products to work on.
- However, this only works if a reasonable number of complete dot products fit within the out-of-order execution window.

- and interleave iterations of the outer loop.
  - **for** j **in** 0:(N / vl) for i in 0:M jj = j:(j + vl) $C[i, jj] = dp + \beta^*C[i, jj]$

• Beyond this, one solution is *n*-blocking where we **unroll** 

# dp = sparse\_dot(A[i, :], B[:, jj])

- the number of dot products in flight.
- However, it also results in a commensurate increase in code size.
- *n*-blocking factor.

• This provides a simple means of doubling or quadrupling

• Furthermore, N must now be divisible by nv<sub>l</sub> where n is the

- A better solution is *m*-blocking where we **interleave the** iterations of the inner loop together.
  - for j in 0:(N / vl) for i in 0:M jj = j:(j + vl) $C[i, jj] = dp + \beta^*C[i, jj]$

# dp = sparse\_dot(A[i, :], B[:, jj])

- Since we are just rearranging existing instructions M blocking not result in an increase in code size.
- with similar numbers of non-zero entries.
- The best case is grouping rows with identical non-zero structures as we can reuse values from *B*.

• However, to be effective we need to group together rows

- The biggest factor when generating a kernel is register allocation.
- Once registers have been allocated synthesising the assembly code itself is a trivial exercise.
- As such, from here on we'll be focusing on registers.

- AVX2 provides us with 16 256-bit vector registers.
- We have instructions for evaluating:

$$c \leftarrow a \cdot b$$
 and

where *a* and *c* are registers and *b* is a register or **memory operand** of the form  $[g + \langle imm \rangle]$  where g is a general purpose register and *imm* a **32-bit displacement**.

d  $c \leftarrow \pm c \pm a \cdot b$ ,

- *m*-blocking.
- We term this the A-in-registers approach.

### • If we have 15 or fewer unique absolute values in A then the simplest approach is to store one value per register.

• Any spare registers can then be used to facilitate *n*- and/or



- When the number of unique absolute values exceeds 15 we resort to **storing the unique values in an array**.
- They can then be loaded into a register as needed with the vbroadcasts[sd] instruction.
- We term this the **A-in-memory approach**.

- loaded B values or C accumulators, as a cache.
- we can be strategic about what values we evict.
- Specifically, we overwrite the register with the greatest

• The idea is to treat all free registers, i.e. those not used for

• However, as we have foreknowledge of future dot products

distance between now and when its value is next used.



- AVX-512 is the most recent extension for x86-64.
- It provides us with 32 512-bit vector registers.
- This leads to straightforward extensions of the A-inregisters and A-in-memory strategies.

- Additionally, the **permutation instructions** in AVX-512 also allow for a new approach: **storing multiple unique absolute values inside a single vector register**.
- When a unique value is needed permutation instructions are used to broadcast it to a temporary register.
- We term this **A-packed-in-registers**.

- With this we can store 8 (double) or 16 (single) values inside a single register.
- must be stored in registers.
- This enables up to 120 unique absolute values.

• However, broadcasting using (vpermd) requires up to 7 (double) or 15 (single) unique permutation constants which



zmm31 zmm8

• Consider executing vpermd zmm31, zmm8, zmm0.



### SIMD Register



Temp broadcast A value

- NEON provides us with 32 128-bit vector registers.
- We have instructions for evaluating:
  - $c \leftarrow a \cdot b$  and  $c \leftarrow c \pm a \cdot b$ ,

but, being a RISC architecture all arguments must be registers.

• One unique feature is the availability of indexed forms:

$$c \leftarrow a_i \cdot b$$
 ar

in advance of the operation.

• This enables us to implement the *A*-packed-in-registers strategy for free!

- nd  $c \leftarrow c \pm a_i \cdot b$ ,
- where the suffix *i* denotes a specific lane of *a* to broadcast

- Loading values of *B* can be more involved than x86-64 as values are typically **limited to 12-bits**.
- Thus it is not unusual for a **single AVX2/AVX-512 registermemory instruction** to translate into **four or five AARCH64 instructions**: two or three adds to generate the address, then a load, and finally the FMA itself.

- a time.
- strongly suggests using n = 2 blocking.

 One means of reducing this overhead is through paired load instructions (ldp), which enable us to load 256-bits at

# • This enables us to appreciably increase FMA density and



Packed A values

SIMD Register

Loaded B value



C accumulator

- Thankfully, NEON has two extremely powerful features which enable a highly efficient implementation.

• Implementing the A-in-memory strategy requires more care for NEON due to restricted immediate displacements.

- Firstly, using the ld1 instruction it is possible to load a constant into a specific lane of a vector.
- Combined with the aforementioned indexed forms this enables us to cache two (double) or four (single) times as many constants in registers as AVX-512.

### • Additionally, Id1 has a post-indexed form.



Let us execute: ld1 {v5.s}[1], [x5], #4.

- Thus, by creating an array in memory which contains
- values, this is not a problem in practice.

values in the order they are needed by the kernel (i.e., when values miss in the register cache) we can bring in constants with just a single four-byte load instruction.

• Although the array is larger than if we just stored unique



- SVE is a newer vector instruction set for AARCH64.
- Its most notable feature is support for varying vector lengths from 128- to 2048-bits.
- can certainly benefit from longer vectors.

### AARCH64: SVE

• The scalable functionality is not too useful for HPC but we

## AARCH64: SVE

they now work on 128-bit chunks.



SVE-256 single precision

# • Indexed forms are also carried forward from NEON but



loads instructions (ld1rqw).



• Let us execute: ld1rqw { z1.s }, p0/Z, [x26].

### AARCH64: SVE

# • Constant register initialisation is aided through replicating

## AARCH64: SVE

- Unfortunately, indexing is only supported for the first 16 (double) or 8 (single) registers.
- Thus when the number of unique values exceeds 32 we need to allocate a **low-numbered temporary register**.
- Thankfully, on modern architectures register-to-register move operations are **zero latency**.



Packed A values





### AARCH64: SVE

### SIMD Register n 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Loaded B value



C accumulator

- the absence of a lane-indexed replicating load.
- support in SVE.
- lanes rather than merging them.

### AARCH64: SVF

• The SVE implementation of *A*-in-memory is complicated by

• It should be possible to emulate this using the predication

Unfortunately, ld1rqw only has support for zeroing masked

## AARCH64: SVE

- cache one unique value per register.
- pre-offset pointers into the constant array.



• As such we revert to an x86-64 type approach where we

• Load instruction overhead is minimised through multiple



### AARCH64: SVE

# Blocking Factor Selection

- blocking.
- Given the complexities associated with assessing the see what works best.

• We often have freedom around our **choice of** *m***- and** *n***-**

various tradeoffs, in FSSpMDM we adopt a simple autotuning strategy: generate a range of different kernels and

- In order to evaluate our routines we will consider several of the operator matrices which arise when solving an advection-diffusion problem with PyFR.
- Moreover, we will consider a quadrature-free numerical scheme employing a collocation type projection with Gauss-Legendre type solution/flux points.

## Results



Tetrahedron Pyramid Uncommon Dense

compressible Navier–Stokes).

## Results





Prism

Hexahedron

# • Let *N* = 40 (corresponds to **eight elements per block** with

- M0: Volume-to-surface.
- M132: Local divergence.
- M3: Divergence correction.
- M460: Local gradient.
- M6: Gradient correction.

## Results



## Results: AVX2

- i7-12700H (P-core).
- GCC 13.1.
- Hex.





## Results: AVX2

- i7-12700H (P-core).
- GCC 13.1.
- Prism.





## Results: NEON



- M1 Max (P-core)
- GCC 12.3.
- Hex.



## Results: NEON

Order 3 50-40-30-20-10-OF DP/S 20-Order 5 40-30-20-10-0-M132 M3 MO

- M1 Max (P-core)
- GCC 12.3.
- Prism.





## Conclusions

- multiplication functionality (FSSpMDM) in libxsmm.
- Demonstrated how FSSpMDM is able to outperform GiMMiK on both Intel and Apple architectures.

• Have described the new small fixed sized sparse matrix

# Backup Slides

## Hex M3 Matrix Performance

- GiMMiK often outperforms
  FSSpMDM for the hex M3 matrix.
- This is due to the unique structure of M3 for tensor-product elements.



## Hex M3 Matrix Performance

- GCC exploits these properties by:
  - Performing common sub-expression elimination.
  - Only using a single accumulator to save registers.
  - Saving multiple B values in registers to save cache bandwidth.